I. INRODUTIONDPR provides the modification of a portion of the devic For mobile communication systems concerning the third while the rest remains unchanged and active. It has prominen generation, it will be necessary to realize a smart wireless advantages such as the increase of the system performance terminal that can operate under several communication sys-the ability to change hardware, hardware sharing and les tems. Software defined radio (SDR) is a technology that comes reconfiguration time [1 2][l13]. progressively to realize this objective. The SDR is a wireless
physical layer processing of a Cognitive Radio (CR) equipment. extended to lower level entities called common operators This paper exhibits three hardware implementation approaches aioanal[][11ppseavryntetngeciq for an SDR respectively called velcro, parametrization and Plctada 6,[4 rpssavr neetn ehiu dynamic partial reconfiguration. The main objective of this paper based on graph theory for optimal determination of common is to discuss the best way to design a flexible, high performed operators/function. This approach is based on selecting the and a low power consumption CR equipment.
primitive operators and invoking them repeatedly to perform
Index Terms--encoder, architecture, dynamiic partial reconfig-the various communication tasks as it is necessitated by each uration, performance standard. More recently, FPGA Dynamic Partial Reconfig-
NTRDUCIONuration (DPR) has been widely studied in academia [11]
I. INRODUTIONDPR provides the modification of a portion of the devic For mobile communication systems concerning the third while the rest remains unchanged and active. It has prominen generation, it will be necessary to realize a smart wireless advantages such as the increase of the system performance terminal that can operate under several communication sys-the ability to change hardware, hardware sharing and les tems. Software defined radio (SDR) is a technology that comes reconfiguration time [1 2][l13]. progressively to realize this objective. The SDR is a wireless
In this paper, we investigate performance, flexibility, and communication system in which some function blocks are power consumption of the above design approaches (i~e implemented using flexible software routines instead of fixed Velcro, parameterization, and DPR). As we know, there are no hardware. So various wireless communication systems can be many papers published concerning the impact of the hardwar easily supported by the same platform [1]. An SDR terminal design technique on power consumption in the context of SDR changes adaptively its operation mode according to the type of equipment design. This analysis helps us to take a very simple the available wireless network. Although this concept is very hardware block: the convolutional encoder. In the remainder o interesting, using programmable hardware for SDR terminals this paper, Section 2 explains the specificities of convolutiona has been unachievable because of their tight power budget encoder. Section 3 exposes the different architectures to imp]e and their high demand on computation capability. The power ment such processing block (Velcro, parameterization, Partia allowed for baseband signal processing should be lower than reconfiguration). Sections 4 and 5 give and detail the main designed system is composed of blocks which can be individ ually optimized and the timing of one block does not affec the other block. The channel encoder might work on differen Input Flilip -ip u t standards such as GSM, UMTS and in different modes fo example GSMTCH, UMTS-BCH. We implement the channe encoder using three architectures Velcro, parameterization and partial dynamic reconfiguration 01
In Velcro approach, each standard is optimized and can be implemented as an independent Processing Elemen Fig. 1 . Example of convolutional encoder with r=1/2 and K=3 (PE) [15] shown in figure 2-a. The inter-change between thes PEs can be made by using a select signal"select". Switching with the majority of codes, convolutional codes typically use cycle Howevral standards mustthr a be implemeurnte one chip binary symbols. Figure 1 illustrates increase the chip operating rate. Furthermore, the partial re In oderto stiate nd nalze he mpac oftheimpan-configuration helps to customize the size of one reconfigurabl taion orerthdon estmaer andsanalyzethe ipctofsde ther iompln module that has enough logic cells for the appointed standard txatinmpetho onf o con sumptionl wnoerued cosie here somed It is useful to reduce the implementation area of the design exaple of costnvolutionableencoderustaed bye gSMaor UMTSnd In this approach, to commute from one standard to another 802. igstadars. ableI ilusrats te geeraorspolno-we need to update or design our architecture using partial bIt mials used by above standards.
stream. A unit of control is needed to manage efficiently th the logic cell is required to implement simultaneously all the result demonstrates the partial reconfiguration as it is an independent modes. The dynamic power system is also higher effective way to increase the processing rate of logic cel because the synchronous"inactive" modes still draw power on and accordingly to reduce the power consumption. The ineach clock cycle. The third design approach implements only tervallic area processing rate shows the advantage of using the correct circuit for the current operating mode. Furthermore, partial reconfiguration than Velcro, even supposing that th the static power is lower than the others. Dynamic power is latter has shortest configuration time. As we know an added also reduced because of the lower toggle rate at each clock configuration overhead is appended when we use the partia period. The partial reconfiguration method has savings of the recon figuration; and it is insignificant thanks to the novel ICAP power consumption which are around 50% than Velcro and controller. Especially, in the real telecommunication example around 35% than parametrization, these systems always have a lonidle time for a processin However, from our point view, the partial reconfiguration period. Therefore, the number of economic logic cells is mor approach is not always prefect. The reconfiguration overhead remarkable here.Added to that, When we reduce the numbe is the major parameter to limit its use. As we know, the of logic cell, the power consumption is reduced at the same time to change one standard to another, in Velcro approach,) time. therefore, based on this experimentation, the results o is one clock cycle. The time to reprogram the standard in the extrapolation study indicate that the use of partial recon the architecture parameterization needs also several clock figuration is more beneficial when the configuration overhead cycles. An added reconfiguration time is necessary to use is not considered in the system partial recon figuration. This time is dependent on the size RFRNE of the configuration file and on the way to download it into RFRNE FPGA. In our experimentation, For a configuration file with a 
